[PATCH] RISC-V: Support Zvabd extension instructions.

← All discussions

Project / Subsystem

binutils / risc-v

Date

2026-05-28

Proposer

Jiawei <jiawei@iscas.ac.cn>

Source type

public_inbox

Consensus

Proposed

Sentiment

—/10

Technical tradeoffs

• Adding new instructions increases the complexity of the toolchain and requires additional testing and maintenance.
• The patch assumes that the current specification of the Zvabd extension is stable and will not change in the future.

View thread →

All attributes

project: binutils
subsystem: risc-v
patch_id: —
discussion_id: 20260528100602.475331-1-jiawei@iscas.ac.cn
source_type: public_inbox
title: [PATCH] RISC-V: Support Zvabd extension instructions.
headline: RISC-V: Support Zvabd extension instructions
tldr: This patch adds support for the RISC-V Zvabd extension, which provides vector integer absolute difference operations.
proposer: Jiawei <jiawei@iscas.ac.cn>
consensus: Proposed
outcome: proposed
sentiment_score: —
technical_tradeoffs: • Adding new instructions increases the complexity of the toolchain and requires additional testing and maintenance.
• The patch assumes that the current specification of the Zvabd extension is stable and will not change in the future.
series_id: —
series_role: standalone
series_parts: []
tags: • riscv
• zvabd
• vector
• extension
• assembler
url: https://inbox.sourceware.org/binutils/20260528100602.475331-1-jiawei@iscas.ac.cn
bugzilla_url: —
date: 2026-05-28T00:00:00.000Z

[PATCH] RISC-V: Support Zvabd extension instructions.

This patch introduces support for the RISC-V Zvabd extension instructions, which provide vector integer absolute difference operations. The patch includes updates to bfd, gas, include files, and opcodes to recognize and handle the new instructions. The widening accumulate mnemonics vwabda.vv and vwabdau.vv are implemented according to the current specification, and new tests are added to ensure correct assembly and disassembly.