Landing: 097d4a9311cf

← All landings

Project / Subsystem

gcc / risc-v

Date

2026-08-04

Author

Shreya Munnangi

Commit

097d4a9311cfc4c41cd885ee63285ef072a0e8fa

Source

github

Perf win

Yes

Breaking

View on GitHub →

All attributes

project: gcc
subsystem: risc-v
patch_id: —
commit_hash: 097d4a9311cfc4c41cd885ee63285ef072a0e8fa
source_type: github
headline: RISC-V: Expose address computations for atomic memory operations
tldr: Improves RISC-V atomic operations by exposing address calculations for better optimization.
author: Shreya Munnangi
outcome: committed
performance_win: true
breaking_change: false
series_id: —
series_parts: []
tags: • risc-v
• optimization
• atomic
• compiler-internals
discussion_id_link: —
bugzilla_pr: —
url: https://github.com/gcc-mirror/gcc/commit/097d4a9311cfc4c41cd885ee63285ef072a0e8fa
date: 2026-08-04T00:00:00.000Z

This change enhances the RISC-V backend by tightening operand predicates for atomic memory operations. This exposes the address computation to optimization passes like CSE, allowing them to better identify and fold redundant address calculations. Previously, an issue with instruction predicates prevented these optimizations, leading to suboptimal code generation for static memory accesses.